Abstract-An experimentally confirmed accurate CMOS gate delay model is applied to the CMOS ring oscillators with interconnect loading.
The percent differences reported in the last column also quantify their impact on device gate capacitances (for any given area).
V. CONCLUSION
A new method is presented to measure the amplitude of the first three harmonics of the dispacement current flowing into a MOS capacitor biased with a small AC signal that allows to determine the first two derivatives of the C-V plot, in turn required to work out the thickness of the capacitor insulator.
The method satisfactorily overcomes the noise problem affecting the determination of such derivatives from conventional C-V plots, and provides a reliable tool to measure the thickness of ultrathin (tunnel) oxides, suitable to be used for technology development.
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I. INTRODUCTION
Large test capacitors are widely used for monitoring the density of oxide defects. However, it has been noted that these large test capacitors seem to severely overestimate the density of oxide shorts. In other words, the shorts density value obtained from the test capacitor would predict significantly lower product circuit yields than the yields actually obtained in IC's. In this brief, an explanation for this anomaly is proposed in terms of oxide stressing due to plasma etching and ashing. Based on the analysis, new test structures are suggested also.
II. EXPERIMENT
Gate oxides in MOS devices are degraded after plasma etching and ashing due to electrical stress during the process [1]- [5] . The test structures used are n+ polysilicon-gate MOS capacitors fabricated on n-type (100) silicon substrates with 64Å gate oxides grown in dry oxygen at 900 C. After gate definition, LTO was deposited. After etching the aluminum, subsequent photoresist stripping was done in a barrel-type stripper under normal conditions. The ashing gas was oxygen at 280 mTorr. The gas flow was 50 sccm and the power was 400 W. Wet processes were used for all processing steps except ashing. Control wafers receiving only wet processes were also fabricated.
The photoresist stripping experiments were done for the three types of test structures under the same plasma conditions stated above. the area of type A capacitor, therefore they should have the same number of defects or more defects if there is a contribution from the capacitor edge.
III. RESULTS 2 ). This result confirms prior observations that large capacitor structures yield a larger defect density than a multiple of small capacitors. The type B capacitor has similar failure statistics as wet-processed control capacitors. This suggests that type A capacitor's higher incidence of shorts is attributable to Fig. 3 . Deduced oxide charging current during photoresist stripping and Al etching at different rf powers. The Al etching was done in a parallel plate etcher with the following conditions. The rf frequency was 13.56 MHz; the main etching gas was Cl 2 ; the pressure was 250 mTorr; and the power was 250 W. dry processing [1] - [9] . The question is why the type B structure is less susceptible to dry processing-induced damage.
In a type A capacitor, all the oxide charging current collected by the single large Al pad is available to flow through the weakest spot in the oxide. Therefore the breakdown voltages of weak spots were reduced from 6-8.5 V to 0-5 V (Fig. 2) . Since type B capacitor gates are isolated during the process, the weakest spot is stressed by the current collected by the very small Al pad connected to the that small capacitor, therefore resulting in lower failure rate. Also note that the breakdown voltages of the intrinsic capacitors are not shifted at all. Therefore, the weakest spot in a type B capacitor gets less stress than the same weakest spot in a type A capacitor during plasma process, resulting in a lower oxide failure rate.
Using similar reasoning, the type C structure is expected to have the highest density of shorts. This is indeed the case (Fig. 2) . By comparing the CV curve of a plasma-processed capacitor with the CV's of antenna-free or wet-processed capacitors after a constant current stress, one can deduce the oxide charging current experienced by the oxide during the processing [8] . The charging current is proportional to the Al pad area during plasma ashing [8] , therefore the failure rate of type C capacitors are even higher than that of type A capacitors since type C capacitor has eight times larger Al antenna area.
IV. SUMMARY AND DISCUSSION
After plasma photoresist stripping, density of oxide shorts obtained from large test capacitors is higher than that obtained from separated small capacitors even though the total oxide areas are the same for the two structures. The stress current for the weakest spot is larger in the larger capacitor. This experiment can explain the observed lower density of shorts in IC's, which are composed of many small devices, than in test structures which are large capacitors even though the test structure's antenna ratio is actually smaller.
To reduce this discrepancy, it is recommendable that the test structures are made of not-too-large individual oxides and poly gates, which are then connected by metal. Fig. 3 shows the inferred oxide charging current during etching and ashing [8] , [9] . Empirically, 10 nA of oxide charging current per gate appears to be acceptable without distorting the defect data, therefore each unprotected gate electrode can be up to 10 4 m 2 in area and 10 3 m in peripheral length. The separate poly-Si gates can then be connected by metal, which should be protected with a pn diode. It is known that a protection pn diode can be added to the metal to reduce plasma etching damage in the oxide [6] , [7] . This shunt protection diode can minimize oxide stressing during plasma etching and ashing by providing a leakage path (at the process temperature and under plasma illumination) for the oxide charging current. The use of shunt diode in large test capacitors is probably justifiable in view of the realization that plasma stress has much less damaging effect on the small oxides in real circuits.
I. INTRODUCTION
Propagation delay t pd of unloaded CMOS ring oscillators has been studied [1] . However, in real integrated circuits, particularly for the sub-quarter micron technologies, interconnect capacitance C int can no longer be ignored [2] , [3] . It is particularly true for signal lines and clock buses where C int is especially significant.
II. MODELING AND DISCUSSIONS
CMOS ring oscillator propagation delay t pd can be calculated by the following equation [ 
Here, different Taylor expansion to get (2) is used from that of [1] .
Equation (2) and e is an empirical function of Vgs, V th , and Toxe as reported in [4] . 
